Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
M
MiARS FPGA
Manage
Activity
Members
Labels
Plan
Issues
1
Issue boards
Milestones
Wiki
Code
Merge requests
1
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
MiARS
MiARS FPGA
Repository
e75a8e1eb80ab160742ad52e06bab8cdb50448ce
Select Git revision
Branches
2
2-logic-to-control-eneta_resetn-and-enetb_resetn
main
default
protected
2 results
miars-fpga
ip
Compare
History
Find file
Code
Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)
Visual Studio Code (HTTPS)
IntelliJ IDEA (SSH)
IntelliJ IDEA (HTTPS)
Download source code
zip
tar.gz
tar.bz2
tar
Download this directory
zip
tar.gz
tar.bz2
tar
Copy HTTPS clone URL
Copy SSH clone URL
git@git.pg.edu.pl:miars/miars-fpga.git
Copy HTTPS clone URL
https://git.pg.edu.pl/miars/miars-fpga.git
example project for arria10 SoC
Julia Chomicka
authored
9 months ago
3e823ed6
Name
Last commit
Last update
..
hps.qsys
