Explore projects

A verilog module implementing multiplication of FP8 numbers (including denormalized numbers and stochastic rounding)

Projekt z programowania w SAS - semestr letni 2019/2020

RC Phase Shifter Simulation