Explore projects

Verilog modules needed to perform stochastic rounding of FP8 numbers

This project contains raw results of experiments in jsonl format and converted to tsv

Najlepszy robot

A verilog module implementing addition of FP8 numbers (including denormalized numbers and stochastic rounding)

Projekt z programowania w SAS - semestr letni 2019/2020

Discourse plugin to enable LDAP/Active Directory authentication.

DSPElib applications used during ZPSTC laboratory