Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

F

fp8_adder
- Activity
- Members
- Labels
- Issues
  0
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents
- Service Desk

Snippets Groups Projects

5KSTI2023
Verilog_modules
fp8_adder

F

fp8_adder

Project ID: 1151

Project information

A verilog module implementing addition of FP8 numbers (including denormalized numbers and stochastic rounding)

4 Commits
1 Branch
0 Tags

README
GNU LGPLv2.1

Created on

June 21, 2023

Select Git revision

0 result

fp8_adder

- Clone with SSH
- Clone with HTTPS
Open in your IDE
Download source code

Download source code

Copy SSH clone URLgit@git.pg.edu.pl:5-ksti-2023/verilog_modules/fp8_adder.git
Copy HTTPS clone URLhttps://git.pg.edu.pl/5-ksti-2023/verilog_modules/fp8_adder.git

authored

Name	Last commit	Last update